



**SIDDHARTH INSTITUTE OF ENGINEERING & TECHNOLOGY::PUTTUR  
(AUTONOMOUS)**

**Siddharth Nagar, Narayanavanam Road – 517583**

**QUESTION BANK (DESCRIPTIVE)**

**Subject with Code: COMPUTER ORGANIZATION & ARCHITECTURE (25MC9102)**      **Course & Branch: MCA**

**Year & Sem: I-MCA & I-Sem**

**Regulation: R25**

**UNIT –I**

**Basic Structure of Computer, Machine Instructions and Programs**

<b>1</b>	<b>a)</b>	Explain the functional units of a computer with a neat diagram.	<b>[L2][CO1]</b>	<b>[6M]</b>
	<b>b)</b>	Differentiate between single processor systems and multiprocessor systems.	<b>[L4][CO1]</b>	<b>[6M]</b>
<b>2</b>		What is bus structure? Explain the types of buses with examples.	<b>[L1][CO1]</b>	<b>[12M]</b>
<b>3</b>	<b>a)</b>	Represent the following decimal numbers in binary, octal, and hexadecimal (i)125 (ii)587.	<b>[L2][CO1]</b>	<b>[6M]</b>
	<b>b)</b>	Write short notes on instruction sequencing with an example.	<b>[L3][CO1]</b>	<b>[6M]</b>
<b>4</b>	<b>a)</b>	Explain different addressing modes with examples.	<b>[L2][CO1]</b>	<b>[6M]</b>
	<b>b)</b>	Create an algorithm for performing multiplication of two numbers and represent the process graphically with a flowchart	<b>[L6][CO1]</b>	<b>[6M]</b>
<b>5</b>	<b>a)</b>	Explain basic input/output operations with suitable diagrams.	<b>[L2][CO1]</b>	<b>[6M]</b>
	<b>b)</b>	What is the difference between CPU and I/O buses?	<b>[L1][CO1]</b>	<b>[6M]</b>
<b>6</b>		Discuss different types of addressing modes in 8086 with examples.	<b>[L2][CO1]</b>	<b>[12M]</b>
<b>7</b>	<b>a)</b>	Compare zero, one, two, and three-address instructions with examples.	<b>[L2][CO1]</b>	<b>[6M]</b>
	<b>b)</b>	Develop an 8086 program to add two 16-bit numbers.	<b>[L6][CO1]</b>	<b>[6M]</b>
<b>8</b>		Define Data transfer instructions and Input/output instructions.	<b>[L1][CO1]</b>	<b>[12M]</b>
<b>9</b>		Explain conditional and unconditional transfer instructions with suitable examples.	<b>[L2][CO1]</b>	<b>[12M]</b>
<b>10</b>	<b>a)</b>	List two advantages of multiprocessors.	<b>[L1][CO1]</b>	<b>[6M]</b>
	<b>b)</b>	Draw and explain the architecture of Intel 8086 microprocessor.	<b>[L1][CO1]</b>	<b>[6M]</b>

**UNIT –II****Arithmetic, Basic Processing Unit**

<b>1</b>	<b>a)</b>	Define signed numbers. Give an example of addition of two signed numbers.	[L1][CO2]	[6M]
	<b>b)</b>	Divide the binary number `101101` by `110` using the restoring division method.	[L4][CO2]	[6M]
<b>2</b>	<b>a)</b>	What is a fast adder? Why is it required in computer systems?	[L1][CO2]	[6M]
	<b>b)</b>	Distinguish between hardwired control and microprogrammed control.	[L4][CO2]	[6M]
<b>3</b>	<b>a)</b>	Write two differences between integer division and floating-point division.	[L3][CO2]	[6M]
	<b>b)</b>	What is the role of the bus in a multiple-bus organization?	[L1][CO2]	[6M]
<b>4</b>	<b>a)</b>	Explain the design of a carry-lookahead adder with a neat diagram.	[L2][CO2]	[6M]
	<b>b)</b>	What are the basic steps in the execution of a complete instruction within a CPU?	[L1][CO2]	[6M]
<b>5</b>		Discuss signed-operand multiplication with an example. Compare it with unsigned multiplication.	[L2][CO2]	[12M]
<b>6</b>	<b>a)</b>	With a diagram, explain the execution of a complete instruction in a basic processing unit.	[L2][CO2]	[6M]
	<b>b)</b>	Evaluate the following operations using signed numbers (i) $(+45) + (-25)$ (ii) $(-65) + (-20)$ .	[L5][CO2]	[6M]
<b>7</b>		Describe the structure and working of a multiple-bus organization.	[L2][CO2]	[12M]
<b>8</b>	<b>a)</b>	Differentiate between hardwired control and microprogrammed control with advantages and disadvantages.	[L2][CO2]	[6M]
	<b>b)</b>	Compare the following positive numbers using the shift-and-add algorithm: (i) $1101 \times 1011$ (ii) $1010 \times 0111$	[L2][CO2]	[6M]
<b>9</b>		Discuss the multiple-bus organization in a basic processing unit. Why is it preferred over single-bus architecture?	[L2][CO2]	[12M]
<b>10</b>		Describe floating-point representation. What is the role of mantissa and exponent?	[L2][CO2]	[12M]

**UNIT –III****The Memory System**

<b>1</b>	<b>a)</b>	What is Semiconductor RAM? Explain its meaning, types, and working principle with examples.	[L1][CO3]	[6M]
	<b>b)</b>	Explain ROM and describe one of its applications in computer systems.	[L2][CO3]	[6M]
<b>2</b>	<b>a)</b>	List two differences between cache and virtual memory.	[L1][CO3]	[6M]
	<b>b)</b>	What factors determine memory speed?	[L2][CO3]	[6M]
<b>3</b>	<b>a)</b>	What is secondary storage? Give examples.	[L1][CO3]	[6M]
	<b>b)</b>	Explain SRAM and DRAM with diagrams.	[L2][CO3]	[6M]
<b>4</b>		What are the different types of ROM? Explain their working principles and applications..	[L1][CO3]	[12M]
<b>5</b>	<b>a)</b>	Discuss the relationship between speed, size, and cost of memory.	[L2][CO3]	[6M]
	<b>b)</b>	Explain cache memory mapping techniques.	[L2][CO3]	[6M]
<b>6</b>	<b>a)</b>	Write short notes on: (i) Page fault (ii) Hit ratio.	[L3][CO3]	[6M]
	<b>b)</b>	Define cache hit and cache miss.	[L1][CO3]	[6M]
<b>7</b>	<b>a)</b>	Compare and contrast SRAM and DRAM in terms of speed, cost, and usage.	[L2][CO3]	[6M]
	<b>b)</b>	Define EEPROM. Explain its full form, working principle, and applications.	[L1][CO3]	[6M]
<b>8</b>		Explain the concept of virtual memory with a neat diagram. How is address translation done?	[L2][CO3]	[12M]
<b>9</b>	<b>a)</b>	Explain the internal organization of DRAM with a diagram.	[L2][CO3]	[6M]
	<b>b)</b>	Differentiate between static and dynamic RAM.	[L2][CO3]	[6M]
<b>10</b>		Discuss memory management requirements in multiprogramming environments.	[L2][CO3]	[12M]

**UNIT –IV****Input/output Organization**

<b>1</b>	<b>a)</b>	What is an interrupt? Give one example.	[L1][CO4]	[6M]
	<b>b)</b>	Write two advantages of Direct Memory Access.	[L3][CO4]	[6M]
<b>2</b>	<b>a)</b>	What is the role of an interface circuit in I/O organization?	[L1][CO4]	[6M]
	<b>b)</b>	Write short notes on: (i) Programmed I/O (ii) Isolated I/O	[L3][CO4]	[6M]
<b>3</b>	<b>a)</b>	Explain different ways of accessing I/O devices.	[L2][CO4]	[6M]
	<b>b)</b>	What is the role of device controller?	[L1][CO4]	[6M]
<b>4</b>		Explain the organization and working of a DMA controller. Discuss its advantages in high-speed data transfer.	[L2][CO4]	[12M]
<b>5</b>		Discuss various types of buses in detail. Explain bus arbitration methods.	[L2][CO4]	[12M]
<b>6</b>	<b>a)</b>	Write an essay on standard I/O interfaces.	[L3][CO4]	[6M]
	<b>b)</b>	Compare speed and application areas of different I/O Interfaces.	[L2][CO4]	[6M]
<b>7</b>	<b>a)</b>	Distinguish between synchronous and asynchronous data transfer with examples.	[L2][CO4]	[6M]
	<b>b)</b>	What is meant by Polling in I/O operations?	[L1][CO4]	[6M]
<b>8</b>	<b>a)</b>	State the function of a status register in accessing an I/O device.	[L1][CO4]	[6M]
	<b>b)</b>	List three types of data transfer methods between CPU and I/O devices. Briefly describe each.	[L1][CO4]	[6M]
<b>9</b>		Explain the various steps involved in handling an external interrupt by a processor. Illustrate with a timing diagram.	[L2][CO4]	[12M]
<b>10</b>		Discuss the functions of system buses in data transfer with neat diagram.	[L2][CO4]	[12M]

**UNIT –V****Pipelining, Large Computer Systems**

<b>1</b>	<b>a)</b>	Define instruction pipelining.	[L1][CO5]	[6M]
	<b>b)</b>	What is a data hazard? Give an example.	[L3][CO5]	[6M]
<b>2</b>	<b>a)</b>	List two forms of parallel processing.	[L1][CO5]	[6M]
	<b>b)</b>	What is an interconnection network in multiprocessors?	[L3][CO5]	[6M]
<b>3</b>	<b>a)</b>	Describe two advantages of array processors.	[L2][CO5]	[6M]
	<b>b)</b>	Explain the basic concepts of pipelining with a neat diagram.	[L2][CO6]	[6M]
<b>4</b>	<b>a)</b>	Discuss different types of data hazards. How can they be resolved?	[L2][CO6]	[6M]
	<b>b)</b>	What is an instruction hazard? Explain with examples.	[L1][CO6]	[6M]
<b>5</b>	<b>a)</b>	Describe the structure of a general-purpose multiprocessor.	[L2][CO6]	[6M]
	<b>b)</b>	Explain the organization and working of array processors with neat diagrams.	[L2][CO5]	[6M]
<b>6</b>		Explain the role of interconnection networks in large computer systems.	[L2][CO6]	[12M]
<b>7</b>		With diagrams, explain the performance benefits and limitations of instruction pipelining.	[L2][CO6]	[12M]
<b>8</b>		Explain the concepts of branch hazards and branch prediction. How do delayed branch and branch predictor designs mitigate control hazards?	[L2][CO6]	[12M]
<b>9</b>		Classify in detail the different types of interconnection networks. Compare their performance.	[L4][CO6]	[12M]
<b>10</b>	<b>a)</b>	Write an essay on different forms of parallel processing.	[L3][CO6]	[6M]
	<b>b)</b>	Compare SIMD and MIMD architectures.	[L2][CO6]	[6M]

**Prepared by:**  
**K G PONNAMBALAM**  
**ASSISTANT PROFESSOR**  
**MCA**